

WHAT IS CLAIMED IS:

1. A system for compensating for skew in a programmable clock synchronizer for effectuating data transfer between first circuitry disposed in a first clock domain and second circuitry disposed in a second clock domain, wherein said first clock domain is operable with a first clock signal and said second clock domain is operable with a second clock signal, said first and second clock signals having a ratio of N first clock cycles to M second clock cycles, where  $N/M \geq 1$ , comprising:

a phase detector operable to detect a phase between said first clock signal and said second clock signal;

a skew state detector disposed in communication with said phase detector for generating a skew state signal which tracks a phase relationship between said first clock signal and said second clock signal; and

a synchronizer control signal generator, responsive to said skew state signal, operating to generate at least one control signal to compensate for said skew between said first clock signal and said second clock signal.

2. The system as recited in claim 1, wherein said skew state signal is operable to compensate for greater than one clock period difference between said first clock signal and said second clock signal.

3. The system as recited in claim 1, wherein said skew state signal is operable to track said phase relationship between said first clock signal and said second clock signal based on the location of coincident edges of said first and second clock signals.

4. The system as recited in claim 3, wherein said coincident edges comprise coincident rising edges.

5. The system as recited in claim 3, wherein said coincident edges comprise coincident falling edges.

6. The system as recited in claim 1, wherein said skew state detector generates said skew state signal (skew\_state) in response to sampled clock signals (pd\_b\_cr and pd\_b\_cf) provided by said phase detector.

7. The system as recited in claim 1, wherein said at least one synchronizer control signal is transmitted to synchronizer circuitry.

8. The system as recited in claim 1, wherein said at least one synchronizer control signal is selected from the signal group consisting of c0\_sel, c1\_sel, core\_sel, b2c\_valid, c2b\_valid, and c2b\_valid\_m.

9. A method for compensating for skew in a programmable clock synchronizer for effectuating data transfer between first circuitry disposed in a first clock domain and second circuitry disposed in a second clock domain, wherein said first clock domain is operable with a first clock signal and said second clock domain is operable with a second clock signal, said first and second clock signals having a ratio of N first clock cycles to M second clock cycles, where  $N/M \geq 1$ , comprising:

determining the position of coincident edges of said first clock signal and said second clock signal;

determining if a state transition is necessary based on tracking the position of said coincident edges of said first and second clock signals; and

generating a control signal indicative of said state transition, thereby compensating for said skew between said first clock signal and said second clock signal.

10. The method as recited in claim 9, wherein the operation of determining the position of coincident edges comprises determining said first clock signal and said second clock signal to be at least one quarter cycle apart.

11. The method as recited in claim 9, wherein said state transition comprises a transition that tracks a negative skew difference between said first and second clock signals.

12. The method as recited in claim 9, wherein said state transition comprises a transition that tracks a positive skew difference between said first and second clock signals.

13. The method as recited in claim 9, wherein said control signal is operable to indicate that no skew state transition is necessary.

14. The method as recited in claim 9, wherein said control signal is indicative of a temporal relationship between said coincident edges and said second clock signal.

15. A computer system having an apparatus for compensating for skew in a programmable clock synchronizer for effectuating data transfer between first circuitry disposed in a first clock domain and second circuitry disposed in a second clock domain, wherein said first clock domain is operable with a first clock signal and said second clock domain is operable with a second clock signal, said first and second clock signals having a ratio of N first clock cycles to M second clock cycles, where  $N/M \geq 1$ , comprising:

means for determining the position of coincident edges of said first clock signal and said second clock signal;

means for determining if a state transition is necessary based on tracking the position of said coincident edges of said first and second clock signals; and

means for generating a control signal indicative of said state transition, thereby compensating for said skew between said first clock signal and said second clock signal.

16. The computer system as recited in claim 15, wherein said means for determining the position of coincident edges further comprises means for determining said first clock signal and said second clock signal to be at least one quarter cycle apart.

17. The computer system as recited in claim 15, wherein said state transition comprises a transition that tracks a negative skew difference between said first and second clock signals.

18. The computer system as recited in claim 15, wherein said state transition comprises a transition that tracks a positive skew difference between said first and second clock signals.

19. The computer system as recited in claim 15, wherein said control signal is operable to indicate that no skew state transition is necessary.

20. The computer system as recited in claim 15, wherein said control signal is indicative of a temporal relationship between said coincident edges and said second clock signal.